Pre-emphasis is often employed at the transmitter side to counteract the inter symbol interface (ISI) in high-speed data communications. Traditional pre-emphasis drivers, implemented in CML, use one pair of CMOS transistors as the output stage. To design a pre-emphasis for different channels or the same channel using different type of equalizer requires a wide range of current for the same tap. The challenge for traditional circuits is how to choose the sizes for these transistors. To meet this challenge, this paper presents a lower 6-tap pre-emphasis with several pairs of transistors at output stage to solve this issue. The simulation shows the eye diagram for the same channel improved vertical 8% and horizontal 5%. The pre-emphasis consumes only 57.7mW with a total of 6 tabs.
INTRODUCTION
Recently, the need to transport high volumes of data from chip to chip or from board to board through backplanes while reduced I/O pin counts makes high-speed serializer/deserializer (SERDES) communication to replace conventional low-speed parallel bus structure. A typical topology of a modular platform backplane consists of two daughter boards where the transceivers are located, and one backplane that connects the two daughter boards. The daughter boards and backplane are attached by the connectors.
Due to the limited bandwidth of the channel, ISI is a major factor limiting the maximum distance and data rate of in high speed SERDES communication. ISI is mainly caused by frequency dependent factors such as attenuation, phase propagation (or group delay) of the backplane, and reflections found in interconnects, such as the connectors, PCB traces, and vias. Frequency dependent attenuation is mainly caused by the skin effect and dielectric loss of the backplane, which suppresses high frequency content of the not-return-zero (NRZ) data stream and makes the output signal spread beyond one baud period. Frequency dependent group delay and reflection also make the signals at different frequencies travel at different speeds through the channel. Therefore, the signals with different frequency content that are transmitted at the same time at the transmitter side, arrive at the receiver side at a different time, which further distorts the received signals. To counteract the ISI, a preemphasis in the transmitter side [1] or an equalizer in receiver side [2] , or both [3] , are employed. Finite impulse response (FIR) filter implemented in CML are the most popular circuits in pre-emphasis for the data rate beyond 5Gb/s. The FIR filter can be implemented with fixed coefficients (using other tools, such as Matlab to optimize the coefficients [4] ) or using adaptive coefficients [5] . Normally, a pair of CMOS transistors is used for one tap of a pre-emphasis driver. If the current of this tap changes in a wide range for different channels, how to choose the size of the transistors is a challenge. This paper presents an improved circuit to meet this challenge. This paper is organized as follows. Section 2 explains why the size of the transistors is a big challenge. Section 3 describes FIR preemphasis with proposed pre-emphasis driver. Section 4 compares the simulation results of both circuits. And finally, section 5 gives the conclusion.
SIZING TRANSISTOR PROBLEM
In high speed circuits design, the CMOS transistors are biased at maximum f T , which gives us the current density around 0.28mA/µm [6] . Fig. 1 shows the simulation of the f T for a 10µmx1µm NMOS transistor in 90nm technology. In order to design a FIR of pre-emphasis for different channels, the coefficients of the FIR require changing in a wide range, which results in the wide range current changing for the same tap. The pre-emphasis driver consists of several pairs of NMOS transistors and several digitalanalog converter (DAC) current sources depending on number of taps. Fig. 2 shows the traditional one tap of FIR pre-emphasis driver with a 5-bit digital controlled current source. The challenge is how to choose the size of the transistors for a wide current changing range. For example if the maximum current for the specific tap is 10mA for a specific channel, but for another channel the maximum current is 1mA, if we choose size of the transistor to meet the maximum f T according to the maximum possible current, which gives us the width of the transistor as 35.7µm and f T as 129GHz. When the circuit operates for another channel, the current is 1mA and the current density is 0.028mA/µm, and the resulting f T is 62.6GHz. If the current Therefore, for the circuits to operate at 10Gb/s or beyond, the transistors should be biased around the maximum f T to obtain better performance.
PROPOSED FIR PRE-EMPHASIS
The proposed one tap of pre-emphasis driver shown in the Fig. 3 solves this challenge. In this circuit, the current source is controlled by a 5-bit digital signal. So current of each branch is fixed when the control bit is high, or the current is zero when the control bit is low. So, the transistors M1 to M10 can be sized to make the current density around the maximum f T using the current when the control bit is high. One benefit of using the proposed circuits is reducing the input capacitance (C gs and C gd ) of the pair of transistors. Reducing the input capacitance means the transistors of preemphasis driver can turn on and off more quickly. When the input is high, C gs and C gd of the traditional circuit is larger than those of the proposed circuit (Fig.4 a and c) . When input is low, the C gs of both circuits is close, and C gd of the traditional circuit is larger than that of the proposed circuit ( Fig. 4 b and d ).
Another benefit of using the proposed circuits is the performance current source improved. Fig. 5 shows the output of the current source of both circuits at different coefficients (9 and 15) using the 0101… data pattern. From the Fig. 5 , we can see that there is not much difference in the average of the current source for the two circuits at the same coefficient, but the traditional circuit has a large variance (dash line). The reason for this is the transistors in the proposed circuit turn on and off faster than the traditional circuit due to the smaller input capacitance C gs and C gd . If the power supply of the circuit is an ideal voltage source, the current variance would not benefit to the output (transmitted signals) of the circuit. But in the real world, the power supply has impedance, and also the trace on the PCB and the IC package have impedance, the proposed circuit will have better performance than the traditional circuit. For 6 shows the voltage drop cross the bond wire (2mm) using the current shown in Fig. 5 . The proposed circuit has only a 0.07V ripple compare to a 0.42V voltage ripple in the traditional circuit at coefficients 9 without decoupling capacitors. Of course, in the design, we have decoupling capacitors, and therefore the ripple will be reduced. Fig. 8 shows the test bench used to compare the two circuits. The sizes of the transistor M1, M2 in Fig. 2 are the sum of sizes of the transistors M1, M4, M5, M8, M9 and M2, M3, M6, M7, M10 respectively. The simulation results are shown in Fig. 4 through Fig. 7 . In order to save power, all DFFs and XORs are optimized for power consumption according to their loads. For example, the loads for the DFF are one DFF and one XOR. So we do not need to design a high fan out, such as fan out 4. A large fan out means a heavy load and the circuits need more power. For the same reason, the XOR is designed only to drive one buffer. 9 shows the architecture of the pre-emphasis. It consists of the retiming circuit, the pre-driver with coefficient sign control, and the pre-emphasis driver with coefficient control. The retiming circuit consists of the DFFs. The sign of coefficients is controlled through the XOR gate in the pre-diver. The pre-driver also consists of buffers to drive large CMOS transistors in the pre-emphasis driver circuit. The absolute value of the coefficients controls the weight of each tap by controlling the tail current of the pre-emphasis driver.
SIMULATION RESULTS
In order to compare the performance of the proposed preemphasis driver, we designed two 6-tap FIR pre-emphases, one with a traditional pre-emphasis driver and another with the proposed pre-emphasis driver in 90nm. Fig. 10 shows the test bench of these two circuits. To compare the circuits' performance, two simulations are run both for the traditional circuit and the proposed circuit. In one simulation uses an ideal power supply connected directly to the circuits. In another simulation adds the package between the circuits and power supply. The package used in the simulation is the lump parameters model. The model of the package is shown in the Fig.11 . This model does not consider the crosstalk between the adjacent bond wire, although the crosstalk is another issue when the data rate is 10Gb/s and beyond. The channel model is the channel B20, which can be downloaded from [7] . Fig. 12 shows the eye diagram of the two circuits with bond wire using the same input data stream (PRBS11). The simulation results of the two circuits are listed in the Table 1 . The total current for the 6-tap FIR pre-emphasis is 47.9mA and consumes 57.5mW. The comparison of power dissipation with other work from the papers is listed in the Table 2 . From Table 2 , we can see that the power dissipation is lower compared to other designs for the same taps. Although the lowest power dissipation is the design in [8] , this work has 4 more taps than that of the design in [8] 
CONCLUSION
A 6-tap programmable coefficient FIR pre-emphasis has been implemented in 90nm technology. The tap coefficients, including the sign are completely programmable by changing the value of the registers through the JTAG interface. The pre-emphasis with the proposed circuit improves the eye diagram both vertical and horizontal (Vertical 5% and Horizontal 8%) without increasing any cost for 10Gbp/s operation over the channel B20 backplane. The power dissipation is only 57.5mW at a 1.2V power supply. 
